REMARKS

Applicant appreciates the detailed examination evidenced by the final Office Action mailed October 28, 2005 (hereinafter "final Office Action"). Applicant further appreciates the continued indication that Claims 5, 6, 10 and 16 recite patentable subject matter. Applicant respectfully requests consideration of the remarks below and withdrawal of the rejections of Claims 1, 4, 7-9, 11-15, 17-20 and 22. In the interest of brevity, Applicant incorporates by reference herein the remarks in support of patentability of these claims provided in Applicant's Request for Reconsideration filed April 12, 2005 (resubmitted August 8, 2005 after misplacement), and focuses herein on the "Response to Arguments" provided in the final Office Action.

In the "Response to Arguments," the final Office Action notes that "the Examiner considered the gate of the input source follower circuit to the bias terminal of the input source follower" and that "the gate of transistor 54 [of Hynecek] is a bias terminal of the input source follower circuit." Final Office Action, p. 2. Applicant respectfully points out that the gate of the transistor 54 is ***not*** the "signal input" of the source follower amplifier shown in FIG. 2 of Hynecek. Rather, that function is actually performed by the gate terminal of the transistor 52, which is connected to a CCD detection node 56, which generates the input signal that is amplified by the source follower amplifier. See Hynecek, column 2, lines 5-8. In Garfinkel, the feedback capacitor C_{FB} is connected to the ***signal input*** of the source follower transistor 29. Therefore, if one were to apply capacitive feedback as shown in Garfinkel to FIG. 2 of Hynecek, the feedback capacitor would be connected to the signal input of the source follower of Hynecek, i.e., the gate terminal of the transistor 52, not to the gate terminal of the transistor 54. Thus, as Applicant has previously argued, there is no suggestion or motivation from the cited art to provide capacitive feedback as described in Hynecek to an element, e.g., the transistor 54, that biases a source follower. Accordingly, the cited combination of Hynecek and Garfinkel does not disclose or suggest "a feedback circuit having an input connected to said output terminal and an output capacitively connected to a bias terminal of said input source follower circuit," as recited in Claims 1 and 20, or " a feedback circuit connected to said output terminal and to said input source follower circuit and operative to variably couple the power source and the bias terminal via a

capacitor," as recited in Claim 14. For at least these reasons and the reasons presented in Applicant's Request for Reconsideration filed April 12, 2005, Applicant submits that Claims 1, 14, and 20, and the claims depending therefrom, are patentable over the cited combination of references.

Conclusion

Applicant requests reconsideration and withdrawal of the rejections of the claims, and passing of the application to issue in due course. Applicant encourages the Examiner to contact the undersigned by telephone to address any remaining issues.

Respectfully submitted,



Robert M. Meeks
Registration No. 40,723
Attorney for Applicant(s)

USPTO Customer No. 20792
Myers Bigel Sibley & Sajovec
Post Office Box 37428
Raleigh, North Carolina 27627
Telephone: 919/854-1400
Facsimile: 919/854-1401

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Mail Stop AF, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on December 22, 2005.



Candi L. Riggs